DALHOUSIE UNIVERSITY FACULTY OF ENGINEERING

Department of Electrical and Computer Engineering

Scope of Work

Design and recommend different deltasigma modulator architecture, as well as design a testing flow for future deltasigma modulator implementations.

Background

Noise Shaping Theory



Why 1-bit Delta-Sigma architecture?

- Less power
- Less area
- Intrinsically linear
- Voltage is too low for multiple quantization levels
- Compensated with high order architecture and high sampling rate

Design Process



Improved Noise Shaping Digital Delta-Sigma Modulation

Third order DSM SIMULINK model



Waveform - DEV:1 MyDevice1 (XC6VLX240T) UNIT:0 MyILA0 (ILA)										
Bus/Signal	х	0	0 8	80 	160	240	320	400	480	
- DataPort[0]	1	1	ľ					TIMUNUNTUN		
- DataPort[1]	1	1								
- DataPort[2]	0	0	L				ոու			
- DataPort[3]	1	1			JUU	JUU				
- DataPort[4]	1	1								
- DataPort[5]	0	0								
- DataPort[6]	0	0	_							



1 w || a || w || a || w || a ||



A testing flow with accompanying user manual was developed to test and implement various delta-sigma architectures. Testing will have to continue to appropriately determine suitable architecture.

Client: Dr. El-Sankary, Colin Ross

Details of Final Design

Implementation utilized in FPGA design which allows real time communication between the FPGA and a computer using the JTAG interface. The ICON core establishes a connection to the computer, while the ILA core communicates signal data to the ICON

> Third order ChipScope bitstream. Testing in MATLAB showed that there was no noise shaping present in this output. Troubleshooting will be needed to fix this irregular output.

Typical bitstream showing how the amplitude and frequency information is present even in a 1-bit signal











- Maxim. Maxim Integrated, n.d. Web. 19 Mar. 2017.
- rt_1.pdf>.

Brendan Lane Paddy Quinn Brett Chiasson

MATLAB simulation output

Expected output from third order Simulink model. Noise shaping is clearly visible.



Achieved output. No noise shaping present, more investigation to be performed into the lack of performance.

Unexpected Output

Unexpected jittering happened each period of the output signal. This manifested as an unwanted frequency component as seen

References

"Demystifying Delta-Sigma ADCs." Demystifying Delta-Sigma ADCs - Tutorial -

COE 758 – Xilinx ISE 13.4 Tutorial 2 (n.d.): n. pag. Ryerson. Web. http://www.ee.ryerson.ca/~lkirisch/ele758/handouts/Tutorial2_ChipScope_Pa